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I. INTRODUCTION
H AFNIUM-BASED dielectrics are under intense investigation to replace the conventional SiO [1] , in order to meet the ITRS requirements for leakage current and oxide thickness. Charge trapping is an area of concern for these devices. HfO , a potential candidate for replacement, suffers from significant charge trapping as reported by Zhu [2] and Zafar [3] et al., when used with poly-Si gate. Hafnium silicate, another potential candidate, though has lower dielectric constants, has better leakage characteristics, improved , lower mobility degradation, and allow larger thermal budgets during processing than HfO [4] . We have investigated the charge trapping characteristics of MOCVD HfSi O (20% SiO ) gate stack with TiN gate by applying CVS and CCS on n-MOSFETs, in substrate injection mode.
II. EXPERIMENTAL
Transistors were fabricated by standard CMOS process flow where MOCVD was used to deposit the gate dielectric. The stack was formed with a thin interfacial layer of 1.0-nm SiO followed by 3.5-nm-thick 20% SiO -hafnium silicate layer with physical thickness of nm (EOT nm). These devices were subjected to NH PDA at 700 C for 60 s, to improve the leakage performance. Physical characterization details of these structures can be found elsewhere [5] . n-MOSFETs with were considered for stress, which were performed on fresh devices with uniform threshold voltages. Constant voltage stress (CVS) was applied with gate bias 1, 1.5, 2, and 3 V while constant current stress (CCS) [6] with current densities of 2, 4, 10, and 20 A/cm ( 50, 100, 250, and 500 nA) were applied at the gate using a semi-automated test measurement setup with HP4156 semiconductor parameter analyzer controlled by a LabVIEW program.
Threshold voltage and transconductance were measured at regular stress intervals during 5, 10, 100, and 400 s of stress. The substrate current was measured manually (within 1-2 min) using fixed amplitude charge pumping (FACP) method with amplitude of 1.0 V. The de-trapping time was also found to be longer ( hours) on similar MOS capacitor devices measured in the same die of the wafer [7] . The base voltage of the pulse applied at the gate was swept from 0 to 1.2 V, while the source and the drain were reverse biased by a small voltage of 50 mV. Constant rise and fall times ns were maintained when a rectangular pulse of frequency MHz at the gate were applied during the measurement. The interface trap density was calculated from the charge pumping current measured before and after the stress [4] using the formula # cm , where is the electronic charge, is the area, and is the frequency of the pulse applied.
III. RESULTS AND DISCUSSION
From Fig. 1(a) , a positive shift in threshold voltage is observed as the stress time increases, suggesting that electron trapping is dominant in CVS [ Fig. 1(a) ] and CCS [inset of Fig. 1(a) ]. The electron trapping rate increases as the slope of the threshold voltage shift also increases with the applied stress time [6] . Curve fit of the data was done using the equation [3] where is proportional to total trap density and are model parameters [8] . A value of # cm was taken [8] based on experimentally calculated values, and and were fitted for the values of cm and 0.37 0.45, respectively. As , it confirms that follows the power law.
During CVS and CCS, as the injected charge in the oxide increases, increased threshold voltage variation is observed as shown in Fig. 1(b) of versus plot. It is seen that the slope increases as the applied stress voltage (1.5, 2, and 2.5 V) and stress current (inset) increase. The slope variation is higher for 2.5 V compared to that of 2 or 1. case is observed for CCS, where stress current of 10 A/cm induces greater change compared to 2 A/cm . This suggests that the electron trapping rate increases with the stress voltage and current levels.
Gate current and gate voltage measured during CVS and CCS showed that neutral bulk trap generation might be ruled out as gate current shows negligible change during CVS [9] . Moreover, significant electron trapping might have occurred near the substrate as gate current shows slight decrease for high stress voltages [9] , which possibly induced significant positive shift of (Fig. 1) . The transconductance and subthreshold slope was seen to degrade over the stress time, suggesting the possibility of interface trap generation.
The charge pumping current, measured before and after CVS and CCS, is found to increase with stress voltage (not shown) and current. A shift in the base voltage level of the curve was observed for both the cases. A greater change in oxide trap densities near the IL/high-and substrate/IL interface (or bulk traps) than a smaller change in interface traps was observed [10] . An increase in after the applied stress also suggests a possible increase in interface traps. Fig. 2 shows the change in interface trap densities , calculated before and after the stress of 400 s. A little increase in with during CCS is noticed, suggesting insignificant interface trap generation.
is almost constant during CVS, except for a decrease around 2 V for C/cm , showing insignificant trap generation for the applied stress voltages. We also observed from conductance measurements on capacitors with identical gate stack [11] that interface state generation is comparatively insignificant even for higher CVS. Therefore, variation of positive for different stress levels is mostly due to electron trapping at bulk hafnium silicate, which also supports our earlier assertions.
The threshold variation is also plotted with applied stress voltage and current densities (Fig. 3) . At V, the electrons tunneling through the IL from the substrate cannot fill shallow traps due to band alignment [12] , but the high-/IL states at different energy levels [13] are filled [ Fig. 4(a) ]. This induces a change in , as the charge centroid resides near the substrate. However, at V, electrons fill shallow traps [12] from the high-/IL interface [ Fig. 4(b) ], which induces comparatively lower , as the trapped charge centroid moves away from substrate. However, at V, electrons fill shallow traps near the high-/IL states [ Fig. 4(c) ] and moves the charge centroid back to near high-/IL interface, which induces significant change in . Such a shift in the charge centroid was earlier observed in silicon dioxide-based devices at low temperatures [14] .
At lower current stress ( nA), the gate voltage may induce charge trapping phenomenon as shown in Fig. 4(b) . As the stress level is increased ( nA), the gate voltage increases and induces higher , which may be due to higher charge trapping near the high-/IL interface [ Fig. 4(c) ]. However, at stress levels of nA, the charge centroid moves toward the gate, as trapped charge redistribution [15] may occur during stress under high electric field, which induces low .
IV. CONCLUSION
Charge trapping characteristics of an MOCVD HfSi O (20% SiO ) gate stack of n-MOSFETs during substrate injection were investigated. Electron trapping is observed from the positive shift of the threshold voltage during CVS and CCS. Curve fit of the data confirmed the power law dependence of stress-induced threshold voltage shift. Charge pumping measurements for both cases showed significant electron trapping at bulk Hf-silicate while interface trap generation was comparatively insignificant. A turn-around effect is noticed for as the stress current density increases during CCS. Dependence of spatial distribution of charge trapping at shallow traps in bulk Hf-silicate film on band bending at different gate voltages and redistribution of trapped charges during and after removal of stress may be responsible for turn-around effect.
